High-performance inversion-type enhancement-mode (E-mode) nchannel MOSFETs on In-rich InGaAs using ALD Al 2 O 3 as high-k gate dielectrics are demonstrated. The maximum drain current, peak transconductance, and the effective electron velocity of 1.0 A/mm, 0.43 S/mm and 1. 
Introduction
The continuous device scaling and performance improvements required by the International Technology Roadmap of Semiconductors (ITRS) are facing a grand challenge as conventional Si CMOS scaling comes to its fundamental physical limits. As several new technologies such as high-k metal gate integration, non-planar Si transistors, and strained channel materials have been developed to maintain the Moore's Law, tremendous efforts have been spent to look into those alternative channel materials "beyond Si" such as germanium and III-V compound semiconductors. Benefiting from their high electron mobility and velocity, III-V High Electron Mobility Transistors (HEMTs) or Quantum Well Transistors (QWT) with channels of In-rich InGaAs, InAs and InSb have been demonstrated with superior device metrics such as transconductance, cut-off frequency, and gate delay [1] [2] [3] . However, the gate leakage of these transistors limits their application in large scaled integrated circuits.
For more than four decades, the research community has been searching for suitable gate dielectrics or passivation layers on III-V compound semiconductors. There are tremendous efforts and many literatures in this field. The main obstacle is the lack of high-quality, thermodynamically stable insulators on GaAs that can match the device criteria as SiO 2 on Si, e.g., a mid-bandgap interface-trap density (D it ) of ~10 10 /cm 2 -eV. Unpinning the III-V surface Fermi level with low D it is the key to the realization of highperformance III-V metal-oxide-semiconductor field-effect-transistors (MOSFETs) with commercial values. In the quest for perfect dielectrics on III-V semiconductors, significant progress has been made recently on inversion-type enhancement-mode InGaAs NMOSFETs, operating under the same mechanism as Si MOSFETs, using highk gate dielectrics. The promising dielectrics include ALD Al 2 O 3 [4] [5] [6] [7] , HfO 2 [7] [8] [9] , HfAlO [7, [10] [11] , ZrO 2 [12] and in-situ MBE Ga 2 O 3 (Gd 2 O 3 ) [13] [14] [15] . Most recently, record-high inversion current and transconductance have been achieved for surfacechannel Al 2 O 3 /InGaAs MOSFETs [8] .
Field-effect transistor (FET) can be divided into two categories: (1) majority carrier device or (2) minority carrier device. Si works perfect as a minority carrier device, i.e., Si MOSFETs, with large inversion current at the perfect SiO 2 /Si interface. This minority carrier Si MOSFET is the build-block of our modern microelectronic industry. However, GaAs works only as majority carrier devices such as GaAs HEMTs or InP HEMTs. In the past years, we have succeeded in integrating ALD high-k dielectric Al 2 O 3 on GaAs, InGaAs and GaN, and demonstrated high-performance depletion-mode III-V MOSFETs [16] [17] [18] [19] . We have also demonstrated GaAs-based enhancement-mode (Emode) accumulation-type ALD Al 2 O 3 /InGaAs MOS-HEMTs [20] . Similar works were also reported by Freescale/Glasgow and IBM groups [14, 21] . The above two types of devices are majority carrier devices with buried channel design. In this paper, we review the experimental efforts on inversion-mode InGaAs MOSFETs with indium content of 0.53, 0.65, and 0.75. These devices are real minority carrier devices as the traditional Si MOSFETs. We report on the promising on-state performance of these inversion-mode InGaAs MOSFETs with record drain currents. Meanwhile, we also discuss on the existing challenge on the off-state performance of these devices which might be limited by implanted junction leakage in InGaAs and donor-type interface traps. Fig. 1(a) 25 As on In 0.53 Ga 0.47 As are observed from these TEM images. The native oxide of III-V material has been effectively removed by HCl etching, NH 4 OH and (NH 4 ) 2 S pretreatment and the ALD "self-cleaning" process. [22] [23] [24] There is no Fermi level pinning at V GS less than 0 V since the gate still controls the channel well as I S can still be modulated by four orders of magnitude by the gate bias. The analysis on I S can more accurately reflects the intrinsic properties of devices by avoiding the substrate current. I SUB is mainly from the reverse biased drainsubstrate p-n junction. Since III-V semiconductors include elements from relatively volatile V group, activation and/or annealing at high temperature leads to more bulk defects hence produce more junction leakage. In order to reduce junction leakage, development of low temperature activation technique such as spike RTA or laser annealing is critical. The reverse current increases as the activation temperature increases as shown in Fig. 8 . The In 0.53 Ga 0.47 As MOSFETs show larger reverse current than GaAs MOSFETs due to its narrower bandgap.
Experiments
Another issue related with off-state performance is so called short-channel effect. This effect becomes so severe that the device cannot be turned off even in linear scale at 100 nm gate length. A full electron beam lithography process was developed for InGaAs MOSFETs. The detailed device fabrication flow is following. After surface cleaning and ammonia passivation, the wafers were transferred via room ambient to an ASM F-120 ALD reactor. A 30 nm thick Al 2 O 3 encapsulation layer was deposited at a substrate temperature of 300 o C. All patterns were defined by a Vistec VB-6 UHR electron beam lithography (EBL) system and a lift-off process. The source and drain regions of the MOSFETs were formed by selective implant of 3×10 −4 A/cm 2 at operating bias. The maximum extrinsic transconductance G m is 675 µS/µm at V gs = 0.6 V and V ds = 0.8 V. The intrinsic G m is estimated to be 1 mS/µm, since the measured source/drain resistance is approximately 0.5 Ω·mm. Fig. 10 shows the output characteristics for a 100 nm gate length In 0.75 Ga 0.25 As MOSFET under the similar bias condition. The device cannot be turned-off due to the socalled short channel effect. This is mainly due to overly deep implanted source/drain. showing that the device cannot be pinched-off due to the short channel effect. Fig. 11 shows how I on and peak G m scale with L g . Since the 100 nm device cannot be turned off completely, I on in this case is taken to be the difference between the drain current with V gs = 0.8 V and that with V gs = 0. After such adjustment, it can be seen that both I on and G m scale linearly with L g down to 100 nm. This adjustment is simply to force the 100 nm data point to align with the scaling line. With L g = 100 nm, modified I on = 630 µA/µm and G m = 950 µS/µm. The I on = 801 µA/µm without subtracting off-state current. To our best knowledge, this is the highest G m ever reported for III-V MOSFETs. The high G m value can be attributed to ballistic transport and/or velocity overshot in such a short channel device.
To further explore short-channel effects, Fig. 11(b) shows the scaling metrics of subthreshold slope (SS) and drain-induced barrier lowering (DIBL) as functions of L g . To quantify the effect of the substrate current on the transfer characteristics in the weak inversion and reverse biased regions [25] , SS and DIBL are evaluated by using either the drain current I d or the source current I s . Either way, it can be seen that SS and DIBL increase with decreasing L g , indicating more severe short-channel effects. With minimum short-channel effects at L g = 200 nm, SS ~ 100 mV/decade. These scaling metrics could be further improved by non-planar geometry, junction engineering, and better interface quality. Without considering the SS degradation by short-channel effects, the upper limit of the interface trap density D it is estimated to be 4×10 [26] Further reducing the interface traps to the required device quality level, it is still a big challenge. 
Summary
In summary, we have systematically studied inversion-type enhancement-mode (E-mode) n-channel MOSFETs on In-rich In 0.53 Ga 0.47 As, In 0.65 Ga 0.35 As and In 0.75 Ga 0.25 As using ALD Al 2 O 3 as high-k gate dielectrics with similar devices. Great on-state performance is demonstrated such as the maximum drain current of 1.0 A/mm at drain voltage of 2.0 V and at 0.75-µm gate length devices and the transconductance of 950 µS/µm at drain voltage of 0.8 V and at 100-nm gate length device. Important scaling metrics, such as on/off current ratio, sub-threshold swing, and drain-induced barrier lowering are presented and their relations to the short-channel effect are discussed. Currently, the overly deep implanted source/drain is the main reason for the short channel effect. However, great challenges could still exist on off-state performance eventually limited by the narrow bandgap of In-rich InGaAs, implanted junction leakage, and existing dominant donor-type interface traps at high-k/InGaAs interfaces.
